

FIG. 1

| 4.              |                    |                                      |                   |          | TE               | CHNOLOGY M |
|-----------------|--------------------|--------------------------------------|-------------------|----------|------------------|------------|
| ·               | <u> </u>           |                                      |                   |          | TECHNOL          | OGY 3      |
|                 |                    |                                      |                   |          | TECHNOLOGY       |            |
|                 |                    |                                      |                   | TEC      | CHNOLOGY 1       |            |
| ALL DESIGN      | ELEMENT FILE (F    | ART ONE)                             |                   |          |                  |            |
| CIRCUIT<br>TYPE | LIBRARY<br>ELEMENT | DESCRIPTION                          | NUMBER<br>DEVICES | UNITS    | NORMAL<br>FACTOR |            |
| ROS             | ROS                | ROM 1D                               | 1                 | K bits   | 0.05             |            |
| DRAM            | Fixable<br>DRAM    | DRAM Macro 1D                        | 1                 | K bits   | 0.11xRf          |            |
| PLA             | PLA                | PLAS counted<br>as two ROMs          | 2                 | K bits   | 0.11             |            |
| Fixable<br>SRAM | SRAM               | 1 Port Eq<br>6D SRAM                 | 4                 | K bits   | 0.42xRf          |            |
| SRAM            | SRAM               | 1 Port Eq<br>6D SRAM                 | 6                 | K bits   | 0.42             |            |
| SRAM            | SRAM1A             | 1 Port SRAM<br>Compileable           | 6                 | K bits   | 0.42             |            |
| SRAM            | SRAM1P             | 1 Port SRAM<br>Compileable           | 6                 | K bits   | 0.42             |            |
| SRAM            | SRAM1R             | 1 Port SRAM<br>w/Redundancy          | 6                 | K bits   | 0.42             |            |
| SRAM            | SRAM1LG            | 1 Port SRAM<br>Low Power             | 6                 | K bits   | 0.42             |            |
| SRAM            | SRAM1G             | 1 Port SRAM<br>Complicable           | 6                 | K bits   | 0.42             |            |
| SRAM8           | SRAM2G             | 2 Port SRAM<br>Compileable           | 8                 | K bits   | 0.56             |            |
| Register        | Register           | Register array<br>Bits & Latches     | 10                | K bits   | 0.85             |            |
| TCAM            | SRAM               | IP Cores in<br>Equiv Gate Array      | 16                | K bits   | 1.27             |            |
| OCD             | OCD                | Off Chip Driver<br>Circuits          | 30                | K counts | 6.76             | 125        |
| IOS             | 108                | Input/Output Ckts<br>Rcvr&OCD (n+m)D | 40                | K counts | 9.05             | 125C       |

| × —             |                    |                                 |                   |          | TECHNOL          |         |   |
|-----------------|--------------------|---------------------------------|-------------------|----------|------------------|---------|---|
|                 |                    |                                 |                   |          | TECHNOLOG        | /2      |   |
|                 |                    |                                 |                   | T        | ECHNOLOGY 1      | - 1 1   | l |
| DESIGN DA       | TABASE (PART TW    | (0)                             |                   |          |                  | Ш       | ĺ |
| CIRCUIT<br>TYPE | LIBRARY<br>ELEMENT | DESCRIPTION                     | NUMBER<br>DEVICES | UNITS    | NORMAL<br>FACTOR |         |   |
| Gate Array      | Gate Array         | Wired Gate<br>Array Logic 4D    | 4                 | K ckts   | 1                |         |   |
| Core            | Core               | Core Content<br>in Equiv Gates  | 4                 | K ckts   | 1                |         |   |
| Micro Logic     | Micro Logic        | Wired<br>Macro/Stack 4D         | 4                 | K ckts   | 1.25             |         |   |
| Std Celi        | Std Cell           | Wired Standard<br>Cell Logic 4D | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | AND                | AND Logic                       | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | AO                 | AO Logic                        | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | NOR Type 1         | NOR Logic                       | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | NAND               | NAND Logic                      | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | NOR Type 2         | NOR Logic                       | 4                 | K ckts   | 0.85             |         |   |
| Std Cell        | OA                 | OA Logic                        | 4                 | K ckts   | 0.85             | $\prod$ |   |
| Std Cell        | OR                 | OR Logic                        | 4                 | K ckts   | 0.85             | $\  \ $ |   |
| Std Cell        | XOR                | XOR Logic                       | 4                 | K ckts   | 0.85             | $\prod$ | ١ |
| Analog          | Analog             | Analog Content<br>4D            | 4                 | K ckts   | 3.30             | $\prod$ |   |
| Core            | ULF8B8ADN          | High Speed<br>SerDes            | 525               | Instance | 131              |         | - |
| Core            | PPOC405D4V         | PPC 405<br>16K/16K              | 2700              | Instance | 281              | ┧┞      | ļ |
| Core            | PPC440A4V          | PPC 440<br>32K/32K              | 6226              | Instance | 586              | H       | ' |

FIG. 2B




FIG. 3

/ 155

| NORMALIZED PLANNED DESIGN LIBRARY ELEMENT LIST |                  |                 |                         |                                |  |  |
|--|------------------|-----------------|-------------------------|--------------------------------|--|--|
| LIBRARY<br>ELEMENT                             | CIRCUIT<br>COUNT | CIRCUIT<br>TYPE | NORMALIZATION<br>FACTOR | EQUIVALENT<br>CIRCUIT<br>COUNT |  |  |
| EA1  | 1000             | TA              | .5                      | 500                            |  |  |
| EA2  | 1000             | TA              | .5                      | 500                            |  |  |
| EB1  | 500              | тв              | .75                     | 375                            |  |  |
| EB3  | 200              | ТВ              | .75                     | 150                            |  |  |
| EB10   | 100              | ТВ              | .75                     | 75                             |  |  |
| EC2  | 10               | TC              | 2.5                     | 25                             |  |  |
| EC3  | 20               | TC              | 2.5                     | 50                             |  |  |
| ED1  | 200              | TD              | .5                      | 100                            |  |  |
| ED4  | 150              | TD              | .5                      | 75                             |  |  |
| TOTAL  | 4950             |                 |                         | 1850                           |  |  |

FIG. 4




FIG. 5




FIG. 6




FIG. 7